Abstract-In order to quickly help users verify motor control algorithms without concern with underlying code-driven implementation with encoders, the paper designed a system for encoder feedback. We implemented common encoder protocols based on FPGA, and packaged them as modules in Simulink. At the same time, PCI Express communication is implemented to ensure data high-speed and real-time transmission. The users in Simulink can flexible configure and select the encoder protocol, acquisition frequency, acquisition channels and other parameters to meet different needs. This system has high flexibility and applicability, which can help the motion control system get feedback quickly.
INTRODUCTION
In the robot multi-axis precision motion control system, the encoders are important feedback units and can reflect the position information, angle information and speed information of each axis, and its performance directly affects the precision of motion control. Common encoders are divided into incremental encoders and absolute encoders. Incremental encoders are simple, small size, low price, but each need zero calibration. The absolute encoder have high immunity and high precision. At present, the mainstream absolute encoder protocols include Endat 2.2 BISS SSI and Tamagawa protocol.
The different encoder manufacturers have different types of interfaces, different protocols and the same encoder manufacturer has many different types of encoders. The different parameters include resolution, rate, calibration and so on. When we use Simulink for hardware-in-the-loop simulation, the different motion control objects need for different encoder protocols. So we developed such a system that can select different encoder protocol modules in Simulink, and configure different parameters to send real encoder data back by Peripheral Component Interconnect Express (PCIE) transmission. The system has high flexibility and applicability, and can help users quickly get feedback data.
II. HARDWARE SYSTEM DESIGN
The hardware part of the feedback system includes the main control board and the acquisition board. The main control board is purchased, so we mainly introduce the design of the acquisition board.
A. Absolute Encoder Control Circuits
In this paper, we achieved absolute encoder protocols include SSI BISS Endat2.2 and Tamagawa. The four protocols require different transmission directions. In order to meet the unidirectional and bidirectional communication requirements, we adopt TI's SN65176B [1] chip which is a half-duplex device and has two working modes which are selected through DE and RE. When DE and RE are both low level, the pin R receives the differential data from A port and B port. When DE and RE are both high level, the data of the pin D is send to A port and B port. For clock signals and data signals, we designed two circuits to meet different requirements for the transmission direction. For the clock signal, DE and RE are both set high to fix the output mode. For bidirectional requirements for data signals, we connect DE signal and RE signal to FPGA for flexible control. At the same time, we adopt ISO7220MD and ISO7221MD for protection and isolation. The absolute encoder control circuits are showed in 
B. Digital Input and Output Circuits
To the design of digital circuits, we use optocoupler to isolate and we separate the digital ground and analog ground to ensure without interference. To the digital output circuits, we use ISO7220 chip as isolation. In addition, in order to increase the output drive capability, the use of UCC27524D chip can greatly reduce the breakdown current and can effectively drive MOSFET and IGBT. Digital input circuits can be used for digital signal acquisition, incremental encoder signal acquisition. Digital output circuits can be used for digital control or PWM control. The digital input and output circuits are showed in 
C. AD Circuit and DA Circuit
We selected ADI's AD7606 to convert analog signals to digital signals in acquisition board. The chip is a 16-bit synchronous sampling chip with 200k sampling rate and 8-channel [2] . The design uses the ADUM3440 digital isolator to protect the isolation. The AD circuit is showed in Fig.3 . 
D. Power Supply Circuits
The circuits uses a single 12V power supply, We use URA2412YMD-10WR3 to convert and Isolate digital power supply to analog power supply, URA2412YMD-10WR3 chip features a wide input voltage range, up to 90% efficiency and isolation voltage up to 1500VDC. ADR01 and AD8676 chip is used to design reference voltage.
In order to protect the signal without interference, the ground is divided into digital ground, isolated ground and analog ground. The isolated grounds are mainly for the digital input and output circuits. The digital input and output signals are connected to external devices. If there is a voltage problem, only the digital output driver chip and the digital input optocoupler will be burned, so as to avoid damage to the subsequent stage. The WD5-12S05A1 module achieves the isolation of digital ground and isolated ground. Analog ground and digital ground are single-point connection via magnetic bead. Fig.5 for the power supply circuits. 
E. The Acquisition Board
The acquisition board is showed in Fig.6 . We achieve acquisition and control based on FPGA in the acquisition board. Through software and hardware testing, we can prove that the acquisition board can work stably. 
A. The Implementation of SSI Protocol
Synchronous Serial Interface (SSI) is a widely used serial interface standard for industrial applications especially, rotary encoders. It is a point-to-point connection from a master (e.g. PLC, microcontroller or other control systems) to a slave (e.g. the rotary encoder). In this type of interface, the position data is continually updated by the sensor and made available to the output register [3] . Data is shifted out when the sensor receives a pulse train from the controller. When the least significant bit (LSB) is transmitted, the sensor holds the data constant for a certain period of time. When this time has elapsed, the new position data is updated to the output register continuously once again.
The Implementation of SSI protocol based on FPGA includes five modules: encoder parameter configuration module, the clock SCLK signal generation module, serial-toparallel conversion module, gray to binary conversion module and calibration module. The clock generation module generates a output clock that meets the required speed of the configuration and the number of acquisition bits. The Serial-to-parallel conversion module receives serial data by bit and implements serial-to-parallel data conversion. At the same time, if the received data is Gray code form, it is converted into binary data format. According to the configured verification method, the calibration module can verify and output error signal to the master unit.
We use a SSI encoder with 13 bits and binary code output format for experiment. The output refresh cycle of the encoder is less than 1.4ms. The testing method is to add debug core in the Vivado development environment. Signal data in FPGA can be sampled in real time to observe system performance. The result is sampled in debugging core as shown in Fig.7 . The configurable parameters include the numbers of sampling bits, sampling rate, data format and parity method. 
B. The Implementation of Endat2.2 Protocol
The EnDat interface is a digital, bidirectional interface for encoders. It is capable both of transmitting position values as well as transmitting or updating information stored in the encoder, or saving new information. Thanks to the serial transmission method, only four signal lines are required. The data is transmitted in synchronism with the clock signal from the subsequent electronics. The type of transmission (position values, parameters, diagnostics, etc.) is selected through mode commands that the subsequent electronics send to the encoder. Some functions are available only with EnDat 2.2 mode commands [4] .
The implementation of the Endat protocol based on FPGA including the main state machine module, TCLK pulse generation module, TCLK frequency generation module, TCLK output module, serial-to-parallel conversion module, start bit detection module, flag generation module, CRC calibration module and mode instruction sending module. The start bit detection module detects the first falling clock as the starting signal. Then mode instruction sending module sends the configured instruction. The main state machine module enters different program execution states according to different instruction. The encoder data are successfully calculated and outputted from the start bit, then F1, F2. The absolute positions are transmitted from the LSB. The CRC calibration module achieves the calibration and outputs error signal. All of TCLK modules are responsible for the number and frequency of TCLK clocks according to the configuration parameters. The different mode instructions including encoder position (Endat2.1 and Endat2.2), memory selection, and encoder received parameters, encoder sent parameters, encoder received reset, etc.
The experimental encoder is a HEIDENHAIN 37-bit encoder. The testing method is to add debug core in the Vivado development environment. Signal data in FPGA can be sampled in real time to observe system performance. The result is sampled in debugging core as shown in Fig.8 . The implementation of Endat2.2 protocol based on FPGA can receive encoder data stably. The configured parameters include sampling bits, sampling rate, operating mode, etc. 
C. The Implementation of Tamagawa Protocol
Tamagawa proposed by Japan's Tamagawa is asynchronous serial encoder protocol. The transmission does not require the clock signal and the rate is fixed at 1M, 2.5M or 5M. Follow-up electronic devices and encoders communicate as "a question and a question" [5] Mode, subsequent electronic devices send corresponding control command information to the encoder, and the encoder outputs different data according to different control commands.
The of implementation Tamagawa protocol based on FPGA include control frame generation module, control frame processing module, input processing module, calibration module, data parallel conversion module, timeout detection module, microprocessor interface module. The control frame generation module is mainly responsible for generating the control frames according to the configuration, and the control frame processing module is mainly responsible for outputting the control frames of the subsequent electronic devices. Input processing module is mainly responsible for receiving control frames, data frames for processing. The calibration module is mainly responsible for the CRC check. Data parallel conversion module is mainly responsible for converting the serial data to parallel data. The processor interface module is mainly responsible for receiving microprocessor command and outputting data to the microprocessor.
The experimental encoder is a Tamagawa 33-bit encoder TS5667N120.The result is sampled by the oscilloscope as shown in Fig.9 . The implementation of Tamagawa protocol based on FPGA can receive encoder data stably. The configured parameters include sampling bits, sampling rate, operating mode, etc. 
D. The Implementation of Biss Protocol
The BiSS interface is an open source protocol introduced by iC-Haus GmbH. BiSS defines a digital bidirectional serial interface for actuators and sensors, such as rotary or position encoders. The BiSS protocol defines each subscriber into the following data sections: sensor data, actuator data and register data. Each section can have various setups according to access and transmission performance, depending on the different sensor application. This protocol is referred to as the BiSS Master that sends and receives data from the position encoder [6] .
The implementation of BISS-C point-to-point mode based on FPGA include MA signal generation module, SL signal receiver module, the CRC check module and the main loop control module. The MA signal generating module generates the corresponding clock cycles according to the number of bits of the encoder. The SL signal receiving module determines the start of the valid data signal and receives bit by bit. The CRC checking module output error signal according to the CRC check polynomial. The main loop control module controls the coordination between the various modules.
The experimental encoder is a LS 35-bit encoder. We can download the code to the FPGA and capture the Chipscope waveform as shown in Fig.10 . It is proved that MA can send correctly and SL can be correctly received. When the position of the encoder is fixed, the collected data are consistent and the error signal is invalid. So acquisition of BISS encoder is stable. The configurable parameters include sampling bits, sampling rate and CRC check polynomial. 
E. PCI Express Communication
PCI Express is a high performance, general purpose I/O interconnects defined for a wide variety of future computing and communication platforms. PCI Express specification uses the hierarchical layers: the Transaction Layer, the Data Link Layer and the Physical Layer [7] . Two interconnected devices in PCI Express use transactional communication. Transaction refers to the sending sequence of one or several packets that is customized to achieve certain information transmission between devices. The transaction is implemented through a transactional packet (TLP). This paper used its Xilinx PCIE IP [8] core to realize the Data Link Layer and the Physical Layer, and the Transaction Layer was designed by our own HDL code based on FPGA. We realized communication method of PIO (Programmed Input/Output) and DMA (Direct Memory Access). The PIO only supports single DWORD payload Read and Write PCI Express transactions to 32/64-bit address memory spaces and I/O space with support for completion TLPs. So the PIO mainly completes the initialization of the configuration, including selecting the encoder protocol, the number of acquisition channels, and the parameter configuration of the selected encoder protocol (such as numbers of encoder, calibration method, acquisition frequency, etc.), and the DMA method mainly completes multiple channel encoder data transmission. Through DMA communication, the multiple encoder data are simultaneously transmitted to the PC. The PIO configuration waveform is as shown in the Fig.11 .
